

2N3715 & 2N3716



NPN High Power Silicon Transistor

Rev. V3

Features

- Available in JAN, JANTX, JANTXV per MIL-PRF-19500/408
- TO-3 (TO-204AA) Package
- Designed for Medium Speed Switching and Amplifier Applications



Electrical Characteristics ($T_A = +25^\circ\text{C}$ unless otherwise noted)

Parameter	Test Conditions	Symbol	Units	Min.	Max.
Off Characteristics					
Collector - Emitter Breakdown Voltage	$I_C = 10 \text{ mA dc}$, 2N3715 $I_C = 10 \text{ mA dc}$, 2N3716	$V_{(BR)CEO}$	V dc	60 80	—
Collector - Base Cutoff Current	$V_{CE} = 60 \text{ V dc}$, 2N3715 $V_{CE} = 80 \text{ V dc}$, 2N3716	I_{CEO}	$\mu\text{A dc}$	—	10 10
Emitter - Base Cutoff Current	$V_{EB} = 7 \text{ Vdc}$	I_{EBO}	mA dc	—	1
Collector - Emitter Cutoff Current	$V_{CE} = 60 \text{ V dc}$, $V_{BE} = 1.5 \text{ V dc}$, 2N3715 $V_{CE} = 80 \text{ V dc}$, $V_{BE} = 1.5 \text{ V dc}$, 2N3716	I_{CEX1}	$\mu\text{A dc}$	—	10 10
Collector - Emitter Cutoff Current	$V_{CE} = 50 \text{ V dc}$, 2N3715 $V_{CE} = 70 \text{ V dc}$, 2N3716	I_{CEO}	$\mu\text{A dc}$	—	10 10
On Characteristics¹					
Forward Current Transfer Ratio	$I_C = 1 \text{ A dc}$, $V_{CE} = 2 \text{ V dc}$ $I_C = 3 \text{ A dc}$, $V_{CE} = 2 \text{ V dc}$ $I_C = 5 \text{ A dc}$, $V_{CE} = 2 \text{ V dc}$ $I_C = 10 \text{ A dc}$, $V_{CE} = 4 \text{ V dc}$	h_{FE}	-	50 30 10 5	150 120 — —
Collector - Emitter Saturation Voltage	$I_C = 5 \text{ A dc}$, $I_B = 0.5 \text{ A dc}$ $I_C = 10 \text{ A dc}$, $I_B = 2.0 \text{ A dc}$	$V_{CE(SAT)1}$ $V_{CE(SAT)2}$	Vdc	—	1.0 2.5
Emitter - Base Saturation Voltage	$I_C = 5 \text{ A dc}$, $I_B = 0.5 \text{ V dc}$ $I_C = 10 \text{ A dc}$, $I_B = 2.0 \text{ V dc}$	$V_{BE(SAT)1}$ $V_{BE(SAT)2}$	Vdc	—	1.5 3.0
Dynamic Characteristics					
Magnitude of Common Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio	$I_C = 4 \text{ A dc}$, $V_{CE} = 4 \text{ Vdc}$, $f = 100 \text{ kHz}$	$ h_{fe} $		4	20
Small-Signal Short-Circuit Forward Current Transfer Ratio	$I_C = 0.5 \text{ A dc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1 \text{ kHz}$	H_{FE}		30	300
Output Capacitance	$V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $100 \text{ kHz} \leq f \leq 1 \text{ MHz}$	C_{obo}	pF	—	500

1. Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2.0\%$.

2N3715 & 2N3716



NPN High Power Silicon Transistor

Rev. V3

Parameter	Test Conditions	Symbol	Units	Min.	Max.
Collector - Base Cutoff Current	$T_A = +150^\circ\text{C}$ $V_{CE} = 50\text{ V dc, 2N3715}$ $V_{CE} = 70\text{ V dc, 2N3716}$	I_{CES2}	$\mu\text{A dc}$	—	5.0 5.0
Forward—Current Transfer Ratio	$T_A = -55^\circ\text{C}$	h_{FE5}		12	

Absolute Maximum Ratings ($T_A = +25^\circ\text{C}$ unless otherwise noted)

Ratings	Symbol	Value
Collector - Emitter Voltage 2N3715 2N3716	V_{CEO}	60 Vdc 80 Vdc
Collector - Base Voltage 2N3715 2N3716	V_{CBO}	80 Vdc 100 Vdc
Emitter - Base Voltage	V_{EBO}	7 Vdc
Base Current	I_B	4 Vdc
Collector Current	I_C	10 Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}^2$ @ $T_A = 25^\circ\text{C}$	P_T	5 W 117 W
Operating & Storage Temperature Range	T_J, T_{STG}	-65°C to $+200^\circ\text{C}$

Thermal Characteristics

Characteristics	Symbol	Max. Value
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5°C/W

- (1) Derate linearly $28.57\text{ mW}/^\circ\text{C}$ above $T_A = +25^\circ\text{C}$
- (2) See figure 2 of MIL-PRF-19500/408 for temperature-power derating curves.
- (3) See figure 3 of MIL-PRF-19500/408 for transient thermal impedance graph.

Safe Operating Area

DC Tests:	$T_C = +25^\circ\text{C}, 1\text{ Cycle}, t = 1.0\text{ s}$
Test 1:	$V_{CE} = 15\text{ Vdc}, I_C = 10\text{ A dc}$
Test 2:	$V_{CE} = 40\text{ Vdc}, I_C = 3.75\text{ A dc}$
Test 3:	$V_{CE} = 55\text{ Vdc}, I_C = 0.9\text{ A dc, 2N3715}$
	$V_{CE} = 65\text{ Vdc}, I_C = 0.9\text{ A dc, 2N3716}$


2N3715 & 2N3716

NPN High Power Silicon Transistor

Rev. V3

Outline Drawing (TO-3)

Symbol	Dimensions				Notes
	Inches		Millimeters		
	Min	Max	Min	Max	
CD		.875		22.23	3
CH	.250	.450	6.35	11.43	
HR	.495	.525	12.57	13.34	
HR ₁	.131	.188	3.33	4.78	4
HT	.060	.135	1.52	3.43	
L ₁		.050		1.27	5, 6
LD	.038	.043	0.97	1.09	5, 6
LL	.312	.500	7.92	12.70	5
MHD	.151	.165	3.84	4.19	4
MHS	1.177	1.197	29.90	30.40	
PS	.420	.440	10.67	11.18	7
PS ₁	.205	.225	5.21	5.72	7
S ₁	.655	.675	16.64	17.15	7



NOTES:

1. Dimensions are in inches. Millimeters are given for general information only.
2. Terminal 1 is the emitter; terminal 2 is the base; and the collector shall be electrically connected to the case.
3. Body contour is optional within zone defined by dimension CD.
4. Applies to both ends.
5. Applies to both terminals.
6. Dimension LD applies between dimension L₁ and LL. Lead diameter shall not exceed twice dimension LD within dimension L₁. Diameter is uncontrolled in dimension L₁.
7. These dimensions shall be measured at points .050 inch (1.27 mm) to .055 inch (1.4 mm) below the seating plane. When gauge is not used, measurement will be made at the seating plane.
8. The seating plane of the header shall be flat within .001 inch (0.03 mm) concave to .004 inch (0.10 mm) convex inside a .930 inch (23.62 mm) diameter circle on the center of the header and flat within .001 inch (0.03 mm) concave to .006 inch (0.15 mm) convex overall.
9. In accordance with ASME Y14.5M, diameters are equivalent to ϕ x symbology.


FIGURE 1. Physical dimensions TO-204AA (formerly TO-3).

2N3715 & 2N3716

NPN High Power Silicon Transistor

Rev. V3

Temperature-Power Derating Curve




NOTES:

1. All devices are capable of operating at $\leq T_J$ specified on this curve. Any parallel line to this curve will intersect the appropriate power for the desired maximum T_J allowed.
2. Derate design curve constrained by the maximum junction temperature ($T_J \leq +200^\circ\text{C}$) and power rating specified. (See 1.3 herein.)
3. Derate design curve chosen at $T_J \leq +150^\circ\text{C}$, where the maximum temperature of electrical test is performed.
4. Derate design curves, chosen at $T_J \leq +125^\circ\text{C}$ and 110°C to show power rating where most users want to limit T_J in their application.

FIGURE 2. Temperature-power derating graphs for device types 2N3715 and 2N3716.

Temperature-Power Derating Curve



NOTES:

1. All devices are capable of operating at $\leq T_J$ specified on this curve. Any parallel line to this curve will intersect the appropriate power for the desired maximum T_J allowed.
2. Derate design curve constrained by the maximum junction temperature ($T_J \leq +200^\circ\text{C}$) and power rating specified. (See 1.3 herein.)
3. Derate design curve chosen at $T_J \leq +150^\circ\text{C}$, where the maximum temperature of electrical test is performed.
4. Derate design curves, chosen at $T_J \leq +125^\circ\text{C}$ and 110°C to show power rating where most users want to limit T_J in their application.

FIGURE 2. Temperature-power derating graphs for device types 2N3715 and 2N3716.

2N3715 & 2N3716




NPN High Power Silicon Transistor

Rev. V3

Thermal Impedance Curve

Maximum Thermal Impedance



$T_c = +25^{\circ}\text{C}$. Thermal resistance = 1.5°C/W .

FIGURE 3. Transient thermal impedance graph for device types 2N3715 and 2N3716.

2N3715 & 2N3716



NPN High Power Silicon Transistor

Rev. V3

VPT COMPONENTS. ALL RIGHTS RESERVED.

Information in this document is provided in connection with VPT Components products. These materials are provided by VPT Components as a service to its customers and may be used for informational purposes only. Except as provided in VPT Components Terms and Conditions of Sale for such products or in any separate agreement related to this document, VPT Components assumes no liability whatsoever. VPT Components assumes no responsibility for errors or omissions in these materials. VPT Components may make changes to specifications and product descriptions at any time, without notice. VPT Components makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF VPT COMPONENTS PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. VPT COMPONENTS FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. VPT COMPONENTS SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

VPT Components products are not intended for use in medical, lifesaving or life sustaining applications. VPT Components customers using or selling VPT Components products for use in such applications do so at their own risk and agree to fully indemnify VPT Components for any damages resulting from such improper use or sale.