


# Multiple (Quad) PNP Silicon Dual In-Line And Flatpack Switching Transistor

Rev. V2

#### **Features**

- Available in JAN, JANTX, JANTXV, JANS and JANSR per MIL-PRF-19500/558
- TO-116, 20 PIN Leadless (U) and 14 PIN Flat Pack package types
- Radiation Tolerant Levels M, D, P, L, and R



#### **Electrical Characteristics**

Parameter	Test Conditions	Symbol	Units	Min.	Max.
Off Characteristics					
Collector - Emitter Breakdown Voltage	I <sub>C</sub> = 10 mA dc	V <sub>(BR)CEO</sub>	V dc	60	_
Collector - Base Cutoff Current	$V_{CB}$ = 60 V dc $V_{CB}$ = 50 V dc	I <sub>CBO1</sub>	μΑ dc nA dc	_	10 10
Emitter - Base Cutoff Current	V <sub>BE</sub> = 5.0 V dc V <sub>EB</sub> = 4.0 V dc	I <sub>EBO1</sub>	μA dc nA dc	_	10 50
On Characteristics <sup>1</sup>			<b>'</b>		
Forward Current Transfer Ratio	$V_{CE} = 10 \text{ V dc}; I_{C} = 0.1 \text{ mA dc}$ $V_{CE} = 10 \text{ V dc}; I_{C} = 1.0 \text{ mA dc}$ $V_{CE} = 10 \text{ V dc}; I_{C} = 10 \text{ mA dc}$ $V_{CE} = 10 \text{ V dc}; I_{C} = 150 \text{ mA dc}$ $V_{CE} = 10 \text{ V dc}; I_{C} = 500 \text{ mA dc}$	h <sub>FE</sub>	-	75 100 100 100 50	450 300
Collector - Emitter Saturation Voltage	$I_C$ = 150 mA dc; $I_B$ = 15 mA dc $I_C$ = 500 mA dc, $I_B$ = 50 mA dc	V <sub>CE(SAT)1</sub>	V dc	_	0.4 1.6
Base - Emitter Saturation Voltage	$I_C$ = 150 mA dc; $I_B$ = 15 mA dc $I_C$ = 500 mA dc; $I_B$ = 50 mA dc	V <sub>BE(SAT)1</sub>	V dc		1.3 2.6
Oynamic Characteristics		<b>,</b>			
Magnitude of Common Small-Signal Short-Circuit Forward Current Transfer Ratio	$V_{CE}$ = 20 V dc; $I_{C}$ = 50 mA dc; f = 100 MHz	h <sub>FE</sub>	-	2.0	8
Small-Signal Short Circuit Forward Current Transfer Ratio	$V_{CE}$ = 10 V dc; $I_{C}$ = 1.0 mA dc; f = 1 kHz	h <sub>fe</sub>	-	100	_
Open Circuit Output Capacitance	V <sub>CB</sub> = 10 V dc; I <sub>E</sub> = 0; 100 kHz ≤ f ≤ 1 MHz	C <sub>obo</sub>	pF	_	8.0
Input Capacitance (Output Open-Circuited)	V <sub>EB</sub> = 2.0 V dc; I <sub>C</sub> = 0; 100 kHz ≤ f ≤ 1 MHz	C <sub>ibo</sub>	pF	_	30

VPT Components and its affiliates reserve the right to make changes to the product(s) or information contained herein without notice.

Visit <a href="https://www.vptcomponents.com">www.vptcomponents.com</a> for additional data sheets and product information.



# Multiple (Quad) PNP Silicon Dual In-Line And Flatpack Switching Transistor

Rev. V2

### Electrical Characteristics (T<sub>A</sub> = +25°C unless otherwise specified)

Parameter	Test Conditions		Units	Min.	Max.		
Collector - Base Cutoff Current	T <sub>A</sub> = +150°C V <sub>CB</sub> = 50 V dc	I <sub>CBO3</sub>	μA dc	_	10		
Forward-Current Transfer Ratio	$T_A = -55^{\circ}C$ $V_{CE} = 10 \text{ V dc}; I_C = 1.0 \text{ mA dc}$	h <sub>FE6</sub>		50			
Transistor to Transistor Resistance	V <sub>T-T</sub>   = 500 V dc	R <sub>T-T</sub>	ohms	10 <sup>10</sup>	_		
Switching Characteristics							
Turn-On Time (saturated)	See figure 13 of MIL-PRF-19500/559	t <sub>on</sub>	ns	_	45		
Turn-Off Time (saturated)	See figure 14 of MIL-PRF-19500/559	t <sub>off</sub>	ns	_	300		



# Multiple (Quad) PNP Silicon Dual In-Line And Flatpack Switching Transistor

Rev. V2

### Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ unless otherwise specified) <sup>(1)</sup>

Ratings	Symbol	Value
Collector - Emitter Voltage	V <sub>CEO (5)</sub>	60 Vdc
Collector - Base Voltage	V <sub>CBO (5)</sub>	60 Vdc
Emitter - Base Voltage	V <sub>EBO (5)</sub>	5.0 Vdc
Collector Current	I <sub>C (3)</sub>	600 mAdc
Total Power Dissipation  @ T <sub>A</sub> = +25°C 2N6987 2N6987U 2N6988	P <sub>T (2)</sub>	1.5 W 1.0 W 1.0 W
Total Power Dissipation @ T <sub>A(AM)</sub> = +25°C 2N6988	P <sub>T (2)</sub>	1.0 W
Operating & Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-65°C to +200°C

#### **Thermal Characteristics**

Characteristics	Symbol	Max. Value
Thermal Resistance, Junction to Ambient 2N6987 2N6987U 2N6988	R <sub>0</sub> JA (3)	85°C/W 160°C/W 175°C/W
Thermal Resistance, Junction to Ambient 2N6987 2N6987U 2N6988	R <sub>θJA(AM)</sub> (3) (4)	N/A N/A 23°C/W

- (1) Maximum voltage between transistors shall be ≥500 V dc
- (2) For derating see figures 5, 6, 7 and 8 of MIL-PRF-19500/558
- (3) For thermal impedance graphs, see figures 9, 10, 11 and 12 of MIL-PRF-19500/558.
- (4) Thermally conductive adhesive mount to infinite heat sink
- (5) Ratings apply to each transistor in the array



Multiple (Quad) PNP Silicon Dual In-Line And Flatpack Switching Transistor

Rev. V2

### **Outline Drawing 2N6987**




FIGURE 1. <u>Dimensions and configuration for type 2N6987</u>.



# Multiple (Quad) PNP Silicon Dual In-Line And Flatpack Switching Transistor

Rev. V2

#### **Outline Dimensions 2N6987**

Symbol	Inc	hes	Millimeters		Notes
	Min	Max	Min	Max	
ВН		.200		5.08	
LW	.014	.023	0.36	0.58	8
LW <sub>1</sub>	.030	.070	0.76	1.78	4, 8
LT	.008	.015	0.20	0.38	8
BL		.785		19.94	4
BW	.220	.310	5.59	7.87	4
BW <sub>1</sub>	.290	.320	7.37	8.13	7
LS	.100	BSC	2.54	BSC	5, 9
LL	.125	.200	3.18	5.08	
LL <sub>1</sub>	.150		3.81		
LO <sub>2</sub>	.015	.060	0.38	1.52	3
LO <sub>1</sub>		.098		2.49	6
LO	.005		0.13		6
α	0°	15°	0°	15°	

#### NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for information only.
- Index area; a notch or pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 4. The minimum limit for dimension LW<sub>1</sub> may be .023 inch (0.58 mm) for lead numbers 1, 7, 8, and 14 only.
- Dimension LO<sub>2</sub> shall be measured from the seating plane to the base plane.
- 6. This dimension allows for off-center lid, meniscus, and glass overrun.
- The basic pin spacing is .100 inch (2.54 mm) between centerlines. Each pin centerline shall be located within ±.010 inch (±0.25 mm) of its exact longitudinal position relative to pins 1 and 14.
- 8. Applies to all four corners (lead numbers 1, 7, 8, and 14).
- 9. Lead center when  $\alpha$  is 0 degrees. BW<sub>1</sub> shall be measured at the centerline of the leads.
- All leads: Increase maximum limit by .003 inch (0.08 mm) measured at the center of the flat, when lead finish A is applied. Pointed or round lead ends are allowed.
- Twelve spaces.
- 12. No organic or polymeric materials shall be molded to the bottom of the package to cover leads.
- 13. For terminal connections, see figure 4.
- In accordance with ASME Y14.5M, diameters are equivalent to φx symbology.

FIGURE 1. Dimensions and configuration for type 2N6987 - Continued.



Multiple (Quad) PNP Silicon Dual In-Line And Flatpack Switching Transistor

Rev. V2

### **Outline Drawing 2N6988**




FIGURE 2. Physical dimensions for type 2N6988.



### Multiple (Quad) PNP Silicon Dual In-Line And Flatpack Switching Transistor

Rev. V2

#### **Outline Dimension 2N6988**

	Dimensions				
Symbol	Inches		Millin	Notes	
	Min	Max	Min	Max	
СН	.030	.115	0.76	2.92	
LW	.010	.019	0.25	0.48	7
TL	.008	.015	0.20	0.38	12
BL		.280		7.11	5
BW	.240	.260	6.10	6.60	
LU		.290		7.37	5
BW <sub>2</sub>	.125		3.18		

		Dimensions							
Symbol	Inches Millimeter		Inches Millimete		Inches Millimeters		Millimeters Notes		Notes
	Min	Max	Min	Max					
BW <sub>3</sub>	.030		0.76						
LS	.050 BSC		1.27 BSC		6, 8				
LT	.003	.006	0.076	0.152	7				
LL	.250	.370	6.35	9.40					
LD <sub>2</sub>	.005	.040	0.13	1.02	4				
LO	.005		0.13		9, 10				
LO₃	.004		0.10		13				
α	30°	90°	30°	90°	14				

#### NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for general information only.
- 3. Index area: A notch or pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternatively, a tab (dim TL) may be used to identify pin one.
- Dimension LD<sub>2</sub> shall be measured at the point of exit of the lead from the body.
- 5. This dimension allows for off-center lid, meniscus, and glass overrun.
- 6. The basic pin spacing is .050 inch (1.27 mm) between centerlines. Each pin centerline shall be located within ±.005 inch (0.13 mm) of its exact longitudinal position relative to pins 1 and 14.
- 7. All leads: Increase maximum limit by .003 inch (0.08 mm) measured at the center of the flat when the lead finish is solder.
- 8. Twelve spaces.
- 9. Applies to all four corners (leads number 2, 6, 9, and 13).
- 10. Dimension LO may be .000 inch (0.00 mm if leads number 2, 6, 9, and 13) bend toward the cavity of the package within one lead width from the point of entry of the lead into the body or if the leads are brazed to the metallized ceramic body.
- No organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
- 12. Optional, see note 1. If a pin one identification mark is used in addition to this tab, the minimum limit of dimension TL does not apply
- 13. Applies to leads number 1, 7, 8, and 14.
- 14. Lead configuration is optional within dimension BW except dimensions LW and LT apply.
- 15. In accordance with ASME Y14.5M, diameters are equivalent to φx symbology.
- Pins 1, 7, 8, and 14 are collectors.
- 17. Pins 2, 6, 9, and 13 are bases. 18. Pins 3, 5, 10, and 12 are emitters. 19. Pins 4 and 11 are no contacts.


FIGURE 2. Physical dimensions for type 2N6988 - Continued.



# Multiple (Quad) PNP Silicon Dual In-Line And Flatpack Switching Transistor

Rev. V2

### **Outline Drawing 2N6987U**



Symbol	Dimensions				
	Inches		Millimeters		
	Min	Min Max		Max	
Α	.073	.085	1.85	2.16	
A <sub>1</sub>	.063	.075	1.60	1.90	
D	.345	.355	8.76	9.02	
D <sub>1</sub>	.195	.205	4.95	5.21	
D <sub>2</sub>	.050	ΓΥΡ	1.27 TYP		
D <sub>3</sub>	.070	.080	1.76	2.03	
E	.025 F	REF	0.64 F	REF	
L <sub>1</sub>	.050 F	REF	1.27 F	REF	
L <sub>2</sub>	.080 .090		2.03	2.28	

#### NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters equivalents are given for general information only.
- 3. Unless otherwise specified, tolerance is ±.005 inch (0.13 mm).
- 4. For terminal connections, see figure 4.
- 5. In accordance with ASME Y14.5M, diameters are equivalent to φx symbology.


FIGURE 3. Physical dimensions for type 2N6987U.




Multiple (Quad) PNP Silicon Dual In-Line And Flatpack Switching Transistor

Rev. V2

### **Outline Drawing**



14-lead flat-package or dual-in-line (top view)



20 pin leadless chip carrier (top view).

FIGURE 4. Schematic and terminal connections.



Multiple (Quad) PNP Silicon Dual In-Line And Flatpack Switching Transistor

Rev. V2

#### VPT COMPONENTS. ALL RIGHTS RESERVED.

Information in this document is provided in connection with VPT Components products. These materials are provided by VPT Components as a service to its customers and may be used for informational purposes only. Except as provided in VPT Components Terms and Conditions of Sale for such products or in any separate agreement related to this document, VPT Components assumes no liability whatsoever. VPT Components assumes no responsibility for errors or omissions in these materials. VPT Components may make changes to specifications and product descriptions at any time, without notice. VPT Components makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions. No license, express or implied, by estoppels or otherwise, to any intellectual property rights is granted by this document.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF VPT COMPONENTS PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. VPT COMPONENTS FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CON-TAINED WITHIN THESE MATERIALS. VPT COMPONENTS SHALL NOT BE LIABLE FOR ANY SPECIAL, IN-DIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVE-NUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

VPT Components products are not intended for use in medical, lifesaving or life sustaining applications. VPT Components customers using or selling VPT Components products for use in such applications do so at their own risk and agree to fully indemnify VPT Components for any damages resulting from such improper use or sale.